Principles and Limits of Nyquist ADCs



prof. dr. ir. Filip Tavernier

- Introduction
- Principles of Nyquist ADCs
- Limits of Nyquist ADCs
- Conclusion

Outline



Data conversion in a digital world

Time continuous Amplitude continuous Physical quantity

M

Time discrete Amplitude discrete Numerical value







Analog-to-digital-to-analog conversion



Analog-to-digital conversion:

- 1. Time discretization = sampling
- 2. Amplitude discretization = quantization

Digital result = number describing fraction of reference

Digital-to-analog conversion: 1. Amplitude restoration 2. Holding the signal



Outline

- Introduction
- Principles of Nyquist ADCs
 - Sampling
 - Digital-to-analog conversion
 - Analog-to-digital conversion
- Limits of Nyquist ADCs
- Conclusion



Basic operation principle



- Many passive and active T&H implementations exist



Switch and capacitor form the most basic track-and-hold circuit (T&H)

Sampling moment is at end of track phase/beginning of hold phase



Track-and-hold or sample-and-hold?



- S&H are two cascaded T&H circuits with inverted clocks
- S&H provides sampled signal for the full clock period
- Clock duty cycle doesn't need to be 50%



Sampling noise



$$v_{C,noise}^{2} = \int_{f=0}^{f=\infty} \frac{4kTR \, df}{1 + (2\pi f)^{2}R^{2}C^{2}} = \frac{kT}{C} \quad \Rightarrow v_{C,noise} = \sqrt{\frac{kT}{C}} \quad \text{SNR} = \frac{P_{\text{signal}}}{P_{\text{noise}}} = \frac{\hat{A}}{kT}$$

C_{hold}	$V_{kTC} = \sqrt{kT/C_{hold}}$ at $T = 300$
10 fF	$650\mu V_{rms}$
100 fF	$204 \mu V_{rms}$
1 pF	$65 \mu V_{rms}$
3 pF	$35 \mu V_{rms}$
10 pF	$20.4 \mu V_{rms}$
30 pF	$11.8\mu\mathrm{V}_{rms}$





Jitter of the sampling pulse



- Sampling pulse is derived from a noisy clock generator
- Noise in the time domain is random jitter resulting in error on the sampled signal
- Jitter can also be deterministic resulting in tones in the spectrum or distortion for signal-dependent jitter









© 2023 - Filip Tavernier

Principles and limits of Nyquist ADCs

Jitter noise

For sinusoidal input $A(t) = \hat{A} \sin(\omega t)$ $A(nT_s + \Delta t(t)) = \hat{A}\sin(\omega \times (nT_s + \Delta t(t)))$ $\Delta A(nT_s) = \frac{d\hat{A}\sin(\omega t)}{dt} \times \Delta t(nT_s) = \omega \hat{A}\cos(\omega nT_s)\Delta t(nT_s)$ $\sigma_A^2(nT_s) = \left(\frac{dA(nT_s)}{dt}\right)^2 \sigma_t^2 = \omega^2 \hat{A}^2 \cos^2(\omega nT_s) \sigma_t^2$ averaged jitter variance $\omega^2 \hat{A}^2 \sigma_t^2$ = white if σ_t is white







SNR limitation due to jitter



2

$$SNR = \frac{P_{signal}}{P_{jitter}} = \frac{\widehat{A^2}/2}{\sigma_A^2} = \left(\frac{1}{\omega\sigma_t}\right)^2 = \left(\frac{1}{2\pi f\sigma_t}\right)^2$$
$$SNR = 20^{10} \log\left(\frac{1}{\omega\sigma_t}\right) = 20^{10} \log\left(\frac{1}{2\pi f\sigma_t}\right)$$

© 2023 - Filip Tavernier

- depends on signal frequency
- depends NOT on signal amplitude!
- depends NOT on sample rate \rightarrow jitter power density ~ 1/f_s







Jitter SNR versus frequency



© 2023 - Filip Tavernier



http://web. stanford.edu/~murmann/adcsurvey.html



Outline

- Introduction
- Principles of Nyquist ADCs
 - Sampling
 - Digital-to-analog conversion
 - Analog-to-digital conversion
- Limits of Nyquist ADCs
- Conclusion



The need for DACs

Digital-to-analog converters are required in two types of applications:

- 1. To convert a signal to the physical domain
 - High quality signal at every time instant
 - Some power must be delivered to a load impedance
- 2. To generate an analog reference value, ex. in an ADC
 - Signal only required at specific time instants
 - Very limited drive capabilities



Possible DAC architectures

	Unary	Binary	
Voltage	Resistor string	R-2R	
	Flash ADC	Low-performance DAC	
Current	Current matrix	Current splitting	
	High bandwidth DAC		
Charge/capacitor	Capacitor bank	Capacitor bank	
	Low power DAC		
Time	PWM, $\Sigma\Delta \mod$	Limited by distortion	
	Low bandwidth DAC		





Resistor ladder

V_{out}



- Unary structure
- 2^N resistors between V_{REF+} and V_{REF-}
- Selection and switching network
- Buffer to drive a load
- Also used to generate quantization levels in flash ADCs





Resistor ladder impedance



2^N

$$R_{eq}(m) = \frac{\frac{m}{2^{N}}R_{tot} \times \frac{2^{N} - m}{2^{N}}R_{tot}}{\frac{m}{2^{N}}R_{tot} + \frac{2^{N} - m}{2^{N}}R_{tot}} = \frac{m(2^{N} - m)}{2^{N+1}}$$

- Parabolic variation of impedance
- Signal-dependent current delivery
- Signal-dependent time constant for fixed capacitive load
- Distortion at high frequencies









R-2R ladders

- Binary structure
- 2N resistors to create binary weighted currents
- Resistance 'looking right' always R
- No decoder required
- Currents added in feedback resistor
- OK for low resolution, low cost applications

V_{out}







Buffered current DAC



- Sequential acces in unary structure, but decoder required
- Large switching transients in binary structure, but no decoder required
- Current source matching determines accuracy
- Unused current sources should not be switched off → current dump
- Current sensed by transimpedance amplifier (TIA):
 - → low input impedance to limit swing
 - → low output impedance to drive load





Symmetrical buffered current DAC



- Many signals are symmetrical around zero level
- Previous topology would require zerosignal at V_{MID} + R_{LOAD}I_{total}/2 \rightarrow 1/f and thermal noise pollution!
- Symmetrical signal requires current sourcing and current sinking
- Only noise of buffer for zero level → better SNR for low levels
- Inherent inequality between current sources (PMOS) and sinks (NMOS) \rightarrow calibration







Buffer-less current-DAC



- Bandwidth limited by pole at the output node determined by:
 - 1. load impedance
 - 2. parasitic capacitance of current source array

No bandwidth-limiting buffer required, current flows directly through load

• Well-suited for high-performance time-continuous signals in 50-75 Ω



Capacitive DAC



Reset phase:

- Capacitors recharged
- Opamp in unity feedback



Signal phase:

- Capacitors discharged
- Opamp transfers charge of all capacitors to feedback capacitor



Techniques to mitigate additive errors



© 2023 - Filip Tavernier

- Good mixers required
- Processing at high frequency
- Error energy still present
- ε_{1,2,3,..i}
 No mixers required
 - Processing at signal frequency
 - Error energy still present
 - Error energy removed
 - Can be during production or with regular on-chip measurements
 - Can be in the foreground (not during signal processing) or in the background (during signal processing)

Principles and limits of Nyquist ADCs



23

Current calibration



- DC error and low-frequency noise removed
- High-frequency noise during calibration influence current \rightarrow M₁ conducts majority of current



Dynamic element matching

Idea: swap identically designed voltages or currents regularly





Data-weighted averaging



Idea: change the starting point of the array for every sample



Outline

- Introduction
- Principles of Nyquist ADCs
 - Sampling
 - Digital-to-analog conversion
 - Analog-to-digital conversion
- Limits of Nyquist ADCs
- Conclusion



A generalized ADC architecture



in

Required functionality:

- Output
- 1. Sampling
- 2. Reference generation
- 3. Comparison
- 4. Search algorithm







Comparator requirements

- Many requirements:
 - Large amplification \rightarrow from μ V-mV to V \bullet
 - Large bandwidth \rightarrow fast decisions, especially in sequential and linear converters \bullet
 - High accuracy \rightarrow low offset and low noise to not add uncertainty \bullet
 - Low power \rightarrow especially for parallel (flash) converters
 - Wide input range \rightarrow to cover the complete input signal range
 - No memory effect \rightarrow to make independent decisions
 - No metastability \rightarrow to always have a decision \bullet

Simple functionality: 'Amplify (small) input signal into a digital level'

Extremely challenging building block





Small positive feedback path:



Large positive feedback path:





Two-phase operation:

- 1. Pre-amplifier amplifies small input signal
- 2. Positive feedback stage is activated to quickly regenerate already build-up signal

Reset required to allow new signal build-up







$$V(t) = \alpha V_{LSB} e^{+t/\tau} \qquad \tau = C/g_{m,l}$$

- Medium ΔV_{in}: exponential regime

© 2023 - Filip Tavernier

Latch behavior

• High ΔV_{in} : regeneration time limited by propagation delay

• Small ΔV_{in} : noise dominates input resulting in errors



Two-stage comparator

Pre-amplifier



Ellersick W, Chih-Kong KY, Horowitz M, Dally W (1999) GAD: a 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link. In: Symposium on VLSI circuits, digest of technical papers, pp 49–52

StrongARM latch



Dynamic two-stage comparator

To reduce the power consumption



Schinkel D, Mensink E, Klumperink E, van Tuijl E, Nauta B (2007) A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold Time. In: IEEE international solid-state circuits conference, digest of technical papers, pp 314–315



Flash converters



- 2^N 1 comparators and resistors
- Comparators create thermometer code at every rising clock edge
- Decoder converts thermometer **N** bits code in N-bit binary word
 - Input signal only needed at rising clock edge
 - Large area, high power consumption, high input capacitance





		N bit	N+1 bit	7 bit	8 bit
1	Input range	V _{ref}	V _{ref}	1 V	1 V
2	LSB size	$2^{-N}V_{ref}$	$2^{-(N+1)}V_{ref}$	7.8 mV	3.9 mV
3	Number of comparators	$2^{N}-1$	$2^{(N+1)}-1$	127	255
4	Probability per comparator				
	pair for 95 % ADC yield	$p_N = \sqrt[2^N - 1]{0.95}$	$p_{N+1} = \sqrt[2^{(N+1)}-1]{0.95} \approx \sqrt{p_N}$	0.99960	0.99980
5	Excess factor σ 's in $N(0, \sigma)$	$z_N \approx 3 \dots 4$	$z_{N+1} \approx z_N + 0.3$	3.35	3.55
6	Input referred random error	$2^{-N}V_{ref}/z_N\sqrt{2}$	$2^{-(N+1)}V_{ref}/z_{N+1}\sqrt{2}$	2.33 mV	1.10 mV
7	MOS pairs in comparator	3	3	3	3
8	Random error per pair	$\sigma_N = 2^{-N} V_{ref} / z_N \sqrt{6}$	$\sigma_{N+1} = 2^{-(N+1)} V_{ref} / z_{N+1} \sqrt{6}$	1.34 mV	0.63 mV
9	Area per MOS	$WL = A_{VT}^2 / \sigma_N^2$	$WL = A_{VT}^2 / \sigma_{N+1}^2$	$6.8\mu m^2$	$30.7\mu m^2$
10	Capacitance of all gates	$3 \times 2^N A_{VT}^2 C_{ox} / \sigma_N^2 =$	$3 \times 2^{N+1} A_{VT}^2 C_{ox} / \sigma_{N+1}^2 =$		
		$18S_N^2 2^{3N} A_{VT}^2 C_{ox} / V_{ref}^2$	$18S_{N+1}^2 2^{3(N+1)} A_{VT}^2 C_{ox} / V_{ref}^2$	11 pF	99 pF



Effect of an additional bit

$$\approx 10$$
 for $N = 5, \ldots, 8$



1-bit pipeline converters



First stage

- Subrange limited to one bit \rightarrow amplifier with 2x gain \rightarrow maximum speed
- Intrinsically linear digital-to-analog converter \rightarrow N-bit precision intrinsically achieved
- Single comparator for analog-to-digital conversion
- Basic building block is multiplying digital-to-analog converter (MDAC)
- Full digital value available after N + 3 clock periods \rightarrow delay exchanged for speed • This delay can be a problem in feedback loops

Second stage




Multiplying digital-to-analog converter



Same signal range in every stage



Multiply-by-two operation



© 2023 - Filip Tavernier

Principles and limits of Nyquist ADCs

• Sample phase Signal sampled on C₁ and C₂

• Multiply phase

Charge on C₁ transferred to C₂ and V_{ref} added or subtracted depending on comparator decision

$$V_{out} = \frac{C_1 + C_2}{C_2} V_{in} \pm \frac{C_1}{C_2} V_{ref}$$
$$= 2V_{in} \pm V_{ref} \text{ if } C_1 = C_2$$





Successive approximation converters



- N approximations (cycles) required for N bit ADC
- Internal clock frequency fclock N times higher than sample rate fs
- Input signal needs to be kept constant during all cycles
- MSB derived first by setting DAC to 0.5 V_{ref} ($a_{N-1} = 1$), comparing with input and keeping a_{N-1} to 1 or resetting it to 0





Charge-redistribution conversion



McCreary JL, Gray PR (1975) All-MOS charge redistribution analog-to-digital conversion techniques I. IEEE J Solid-State Circuits 10:371-379

© 2023 - Filip Tavernier

- Capacitive DAC (CDAC) enabling low power and low voltage operation
- Only capacitors, switches, comparator and logic required \rightarrow profits from technology scaling
- Signal sampled on capacitor bank that is also used as DAC
- SAR operation:
 - Sampling switch remains open
 - Bottom switches toggled to bring V_{top} closer to comparator reference

$$V_{top} = V_{in} - \frac{8C}{C+C+2C+4C+8C}V_{ref}$$







Top-plate and bottom-plate sampling



Top-plate sampling (= fast):

- No attenuation of sampled voltage
- Attenuation of reference voltage
- MSB can be determined directly after sampling

Bottom-plate sampling (= accurate):

- Same attenuation for input and reference voltage
- Input voltage range can be equal to reference voltage range
- Common-mode voltage V_{CM} to keep comparator input at desired level





Linear approximation converters



- converters and N clock cycles for SAR converters
- Counter lets DAC increase its output linearly
- When DAC output is higher than input, the comparator toggles and the counter value is stored in the register, then the counter is reset
- Also called 'digital ramp', 'slope' or 'counting' converter

Output ready after 2^N clock cycles compared to 1 clock cycle for flash and pipeline





Dual-slope converters



- Only suited for slowly varying input signals
- Two-phase operation:
 - Integration of input signal during fixed sample period
 - 2. Discharge of integration capacitor by fixed reference current
- Conversion time (2 x 2^N)/f_s
- Example of zero-crossing method
 - Unknown signal determined by subtracting equivalent signal from DAC
 - Linearity only required around zero level
 - Offsets are cancelled







- Introduction
- Principles of Nyquist ADCs
- Limits of Nyquist ADCs
- Conclusion

Outline



Accuracy versus speed



[Murmann, ADC Survey]

© 2023 - Filip Tavernier



Power/speed versus accuracy



[Murmann, ADC Survey]

© 2023 - Filip Tavernier



Accuracy-speed-power trade-off 10-08 80 70 **10**⁻⁰⁹ SNDR @ fin [dB] 6 00 10^{-10'} سالح 50



Speed 1 results in accuracy 1

accuracy · speed

power

[Murmann, ADC Survey]

© 2023 - Filip Tavernier

40\$



Accuracy 1 results in power/speed 1

= constant = f(technology, architecture, circuit) 2 3









V_{DD} and C_{min}

* extracted input capacitance of inverter with two times minimal size



gm/lp and fr





fr versus gm/ld



© 2023 - Filip Tavernier

- Significant f_T benefit for technologies < 65 nm(1)
- Same f_T at lower power when scaling from 40 nm to 16 nm (2)
- Peak-f_T does not increase anymore due to increased effect of interconnect







frgm/ld versus gm/ld



- Speed-efficiency tradeoff still increases when scaling to 16 nm
- Maximum $f_T \cdot g_m / I_D$ shifts towards weak inversion when scaling to 16 nm (3)
 - Wider optimum in 16 nm \rightarrow easier to trade speed for power









B-bit flash ADC



$$P_{\rm F,tot} = P_{\rm F,samp} + (2^B - 1) \cdot P_{\rm F,comp} + P_{\rm F,lad} + P_{\rm F,dig}$$

© 2023 - Filip Tavernier



- Exponential increase in number of components:
 - 2^B 1 comparators
 - 2^B resistors
- Exponential increase in area per component to guarantee noise and matching limits
- Many comparators: power, noise, offset, kickback

|--|



Sampler power consumption



- $P_{\text{F,samp}} = V_{\text{DD}} \cdot I_{\text{F,samp}} = V_{\text{DD}} \cdot \text{NTC} \cdot \theta$
- period for sampling, NTC: # time constants for settling

$$\Theta_{\text{F,samp}}^{-1} \cdot f_{\text{s}} \cdot \phi_{\text{sup}} \cdot V_{\text{DD}} \cdot \left(C_{\text{S}} + (2^{B} - 1) \cdot C_{\text{in,comp}}\right)$$

• B: # bits, ϕ_{sup} : fraction of supply voltage used for signal, $\theta_{F,samp}$: fraction of sample





Comparator power consumption



Integrator determines noise, latch determines metastability (BER) \bullet

•
$$P_{\text{F,comp}} = V_{\text{DD}} \cdot \theta_{\text{F,comp}}^{-1} \cdot f_{\text{s}} \cdot \left(C_{\text{I}} \cdot \Delta V_{\text{I}} + \left((B - \log_2 A_{\text{I}}) \cdot \ln 2 + \ln \text{BER}^{-1} \right) \cdot C_{\text{L}} \cdot \frac{I_{\text{D,L}}}{g_{\text{m,L}}} \right)$$

 $A_{\rm I}$: integrator gain, $I_{\rm D,L}$: current in latch, $g_{\rm m,L}$: transconductance in latch

 $\theta_{\rm F,comp}$: fraction of sample period for comparison, $\Delta V_{\rm I}$: voltage drop at integrator output,





Flash ADC power consumption

$$P_{\mathrm{F,tot}} = P_{\mathrm{F,samp}} + \left(2^B - 1\right) \cdot P_{\mathrm{F,comp}} + P_{\mathrm{H}}$$

- $P_{\rm F,samp}$ and $P_{\rm F,comp}$
 - Sample period divided between sampler and comparators, ex. $\theta_{\rm F,samp} = \theta_{\rm F,comp} = 0.5$
 - Thermal noise partitioning between sampler and comparators

•
$$P_{\rm F,lad} = \frac{\left(\phi_{\rm sup} \cdot V_{\rm DD}\right)^2}{R_{\rm lad}}$$
 for DC power th

• $R_{\rm lad}$ needs to be small enough to limit its noise and settling time constant

•
$$P_{\rm F,dig} = V_{\rm DD}^2 \cdot f_{\rm s} \cdot C_{\rm min} \cdot \#$$
gates for therr

 $P_{\rm F,lad} + P_{\rm F,dig}$

nrough resistor ladder

mometer-to-binary encoder



Flash ADCs at different fs



- Two regions:
 - SNDR ≤ 40 dB
 Power/speed
 determined by C_{min}
 - 2. SNDR > 40 dB
 Power/speed
 determined by noise
- Technology parasitics push power/speed up increasingly as f_{s}/f_{T} increases



Scaling of flash ADCs



- Same two regions
- Smaller C_{min} in region 1 results in lower
 power/speed
- Similar power/speed in noise-limited region 2
- Lower V_{DD} leveraged by higher g_m/I_D for same f_T



B-bit SAR ADC



- B clock cycles per sample
- Minimal hardware thanks to hardware reuse
- Highly digital architecture, scaling well in smaller technologies

B → D _{out}	
-------------------------	--

 DAC is typically capacitive DAC (CDAC) with several possible switching schemes



SAR ADC power consumption

- $P_{\text{SA,tot}} = P_{\text{SA,samp}} + B \cdot P_{\text{SA,comp}} + P_{\text{SA,DAC}} + P_{\text{SA,dig}}$
- $P_{\rm SA,samp}$ and $P_{\rm SA,comp}$ same as with flash ADC
 - Sample period divided in time for sampler and B times time for comparator ex.: $\theta_{SA,samp} = \theta_{SA,comp} = B + 1$ for equal duration of sampler time and comparator cycles
 - Thermal noise partitioning between sampler and comparator
- $P_{\rm SA,DAC} = rac{E_{\rm MCS} \cdot f_{\rm S}}{\eta_{\rm rev}}$ and assuming 50% efficiency
- $P_{\text{SA,dig}} = V_{\text{DD}}^2 \cdot f_{\text{s}} \cdot C_{\text{min}} \cdot \#$ gates for DAC control, clocking and storing comparator outputs
- Binary SAR with synchronous timing scheme



SAR ADCs at different fs



- Similar trends as flash but:
 - Lower power/speed for same accuracy
 - Smaller slope thanks to linear increase of power with B
- For high f_s/f_T, slope becomes steeper due to short internal cycle time



Scaling of SAR ADCs



- Scaling helps in process-limited region dictated by Cmin
- Scaling does only marginally help in noise-limited region



B-bit m-stage pipeline ADC



$$P_{\text{P,tot}} = P_{\text{P,samp}} + \sum_{i=1}^{m} \left(\left(2^{B_{\text{s}}} - 1 \right) \cdot P_{\text{P,comp},i} + \frac{P_{\text{P,lad},i}}{P_{\text{P,RA},i}} + \frac{P_{\text{P,RA},i}}{P_{\text{P,dig}}} \right) + P_{\text{P,dig}}$$

© 2023 - Filip Tavernier

- Speed limited by speed of subflash ADC + residue amplifier → popular high-speed architecture
- Similar binary search as SAR but without hardware reuse







Pipeline ADC power consumption

$$P_{P,tot} = P_{P,samp} + \sum_{i=1}^{m} \left(\left(2^{B_s} - 1 \right) \cdot P_{P,comp,i} + P_{P,lad,i} + P_{P,RA,i} \right) + P_{P,dig}$$

- $P_{\rm P,samp}$ same as for flash and SAR
- Gain in pipeline allows to scale down $P_{\mathrm{P,comp},i}$, $P_{\mathrm{P,lad},i}$ and $P_{\mathrm{P,RA},i}$ with i
 - More bit/stage result in more aggressive scaling
 - Scaling ultimately stops when C_{min} is reached
 - Comparator can have higher noise, amplifier can have higher noise, less linearity and reduced accuracy

•
$$P_{\rm P,dig} = V_{\rm DD}^2 \cdot f_{\rm s} \cdot C_{\rm min} \cdot \# \text{gates}$$



Pipeline ADCs at low f_s



• Two regions:

SNDR ≤ 60 dB Fewer bit/stage results in lower power/speed

2. SNDR > 60 dB More bit/stage results in lower power/speed

 Steeper slope in second region due to exponential increase of sub-flash



Pipeline ADCs at medium fs



- 4-bit/stage never optimal
- 3-bit/stage still best at high SNDR
- 1 or 2-bit/stage best at low SNDR



Pipeline ADCs at high fs



- Ongoing trend of fewer bit/stage for minimal power/speed
 - High gain and settling requirements for residue amplifier are imposing the limit
 - 1-bit/stage is best for high-speed and high SNDR



Scaling of 1-bit/stage pipeline ADCs



- Same trend as flash and SAR in processlimited region
- Noise-limited region similar to flash due to sub-flash stages
- No scaling benefit in noise-limited region



Scaling of 2-bit/stage pipeline ADCs



- Process-limited
 region shifted
 towards higher SNDR
- More aggressive stage-scaling results in hitting C_{min}-limit earlier in the pipeline



Scaling of 3-bit/stage pipeline ADCs



- Process-limited
 region shifted
 towards even higher
 SNDR
- Higher power due to exponentially increasing sub-flash C_{min}



B-bit m-stage pipelined-SAR ADC





© 2023 - Filip Tavernier

- Hybrid ADC architecture
- Same as pipeline with sub-SAR instead of sub-flash stages
- SAR is more efficient than flash
- (Open-loop) amplifier typically merged with subsequent S/H

$$+ P_{\text{PS,RA},i} + P_{\text{PS,dig},i} + P_{\text{PS,dig}}$$





Pipelined-SAR ADC advantage



Conversion Cycle #



© 2023 - Filip Tavernier

- Typically two extra cycles required compared to SAR:
 - One cycle for the amplifier
 - One cycle for redundancy between the stages
- Energy waste of SAR avoided in pipelined-SAR
 - Comparator can have higher noise





Pipelined-SAR ADC power consumption

$$P_{\text{PS,tot}} = P_{\text{PS,samp}} + \sum_{i=1}^{m} \left(P_{\text{PS,comp},i} + \frac{1}{i} \right)$$

- $P_{\rm PS,samp}$ same as for flash, SAR and pipeline
- Gain in pipeline allows to scale down $P_{\text{PS,comp},i}$, $P_{\text{PS,DAC},i}$ and $P_{\text{PS,RA},i}$ with i
 - Typically more aggressive scaling thanks to more bit/stage than pipeline
 - Amplifier needs to share its timing with the sub-SAR and needs to provide a lot of gain
 - Scaling ultimately stops when C_{min} is reached
- $P_{\text{PS,dig},i}$ same as in regular SAR, $P_{\text{PS,dig}}$ same is in regular pipeline

- $+P_{\text{PS,DAC},i} + P_{\text{PS,RA},i} + P_{\text{PS,dig},i} + P_{\text{PS,dig},i}$


Pipelined-SAR ADCs at low fs



- More stages is marginally better at low SNDR
- Less stages is better at high SNDR in noiselimited region
- Fewer stages:
 - Increased amplifier gain
 - Relaxed settling







Pipelined-SAR ADCs at medium fs



- Same trend as in pipeline
- More stages is better due to:
 - Longer sub-ADC times
 - Less stringent amplifier specifications
- 2-stage stops at 55 dB due to too high f_s/f_T









Pipelined-SAR ADCs at high fs



- Trend towards more stages continuous
- > 5 stages can be considered at high SNDR





Scaling of 3-stage pipelined-SAR ADCs



- Process-limited region (1) extended towards higher **SNDR** \rightarrow scaling helps more
- Same slope as SAR in noise-limited region (2) due to sub-SAR stages
 - Steeper slope at highest SNDR (3) due to high f_s/f_T







Scaling of 4-stage pipelined-SAR ADCs



- Relatively stable crossover between processand noise-limited regions
- No steep third region \bullet visible thanks to more time available per stage





Scaling of 5-stage pipelined-SAR ADCs



- Relatively stable crossover between processand noise-limited regions
- No steep third region visible thanks to more time available per stage
 - Main advantage at high **SNDR**





Performance comparison at low f_s



© 2023 - Filip Tavernier

- SNDR ≤ 40 dB
 SAR ADC is best
- 40 dB < SNDR ≤ 65 dB
 Pipelined-SAR ADC is
 best irrespective of
 number of stages
- 65 dB < SNDR
 2-stage pipelined-SAR
 ADC or 4-bit/stage
 pipeline ADC are superior



Performance comparison at medium $f_{\mbox{\scriptsize s}}$



- SNDR ≤ 40 dB
 SAR ADC remains best
- 40 dB < SNDR ≤ 65 dB
 Pipelined-SAR ADC is
 best irrespective of
 number of stages
- 65 dB < SNDR
 5-stage pipelined-SAR
 ADC or 2-bit/stage
 pipeline ADC are superior



Performance comparison at high fs



- Steeper slopes for all architectures due to higher f_s/f_T
- 5-stage pipelined-SAR ADC and 1/2-bit/stage pipeline ADC superior at high SNDR
- 1-bit/stage pipeline ADC best at highest SNDR, but many amplifiers and complex!
- \rightarrow time-interleaving!





Outline

- Introduction
- Principles of Nyquist ADCs
- Limits of Nyquist ADCs
- Conclusion

Principles and limits of Nyquist ADCs



Conclusion

- ADC design is a blend of system, architecture, circuit, and technology
- Understanding the limits at the lower levels, helps making decisions at higher levels
- Higher-level decisions typically impact the ADC performance more significantly
- ADCs will remain the performance limitation in many systems







Reference material

Marcel J.M Pelgrom

Analog-to-Digital Conversion

Fourth Edition

Description Springer

ACSP · Analog Circuits And Signal Processing

Athanasios T. Ramkaj Marcel J. M. Pelgrom Michiel S. J. Steyaert Filip Tavernier

Nyquist Converters

Technologies

© 2023 - Filip Tavernier

Multi-Gigahertz Analog-to-Digital

Architecture and Circuit Innovations in Deep-Scaled CMOS and FinFET



Athanasios Ramkaj, Marcel J.M. Pelgrom, Michiel S.J. Steyaert, and Filip Tavernier

In the Pursuit of the Optimal Accuracy-Speed-Power Analog-to-Digital Converter Architecture

A mathematical framework

he everlasting challenge in the demizing the *accuracy*-speed÷power product by pushing all metrics toward their desired directions. To this end, tremendous progress has been made in advancing ADC performance both circuit- and architecture-wise.

These advances have been captured by means of comparing experimental data points in surveys, with [1] being the most noteworthy. However, such comparisons give an ill-defined view since the data points correspond to different architectures that were optimized under different constraints and implemented in different process nodes. This provides little insight on architectural limits and makes a direct comparison under similar as sumptions nontrivial.

This article introduces a mathe matical framework to systematically estimate and compare the accuracy-speed-power limits of different ADC architectures with a complete decomposition of the blocks' contributions. (Speed refers to both sample rate and bandwidth in the sense that they are tightly coupled,



Digital Object Identifier 10.1109/MSSC.2021.312831 Date of current version: 24 January 2022

[Ramkaj, SSCM, Winter 2022]



1	1	
0	0	
0	1	
0	1	
1	1	
1	0	
0	1	
1	0	



