Principles and Limits of Nyquist ADCs

prof. dr. ir. Filip Tavernier

Outline

- **• Introduction**
- Principles of Nyquist ADCs
- Limits of Nyquist ADCs
- Conclusion

Data conversion in a digital world

Time continuous Amplitude continuous Physical quantity

Mun

Time discrete Amplitude discrete Numerical value

Analog-to-digital-to-analog conversion

Analog-to-digital conversion:

- 1. Time discretization = sampling
- 2. Amplitude discretization = quantization

Digital-to-analog conversion: 1. Amplitude restoration 2. Holding the signal

Digital result = number describing fraction of **reference**

Outline

- Introduction
- **• Principles of Nyquist ADCs**
	- **• Sampling**
	- Digital-to-analog conversion
	- Analog-to-digital conversion
- Limits of Nyquist ADCs
- Conclusion

Basic operation principle

• Switch and capacitor form the most basic track-and-hold circuit (T&H)

• Sampling moment is at end of track phase/beginning of hold phase

-
-
- Many passive and active T&H implementations exist

Track-and-hold or sample-and-hold?

• S&H are two cascaded T&H circuits with inverted clocks

• S&H provides sampled signal for the full clock period

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

-
-
- Clock duty cycle doesn't need to be 50%

Sampling noise

$$
v_{C,noise}^2 = \int_{f=0}^{f=\infty} \frac{4kTR \, df}{1 + (2\pi f)^2 R^2 C^2} = \frac{kT}{C} \quad \Rightarrow v_{C,noise} = \sqrt{\frac{kT}{C}} \qquad \text{SNR} = \frac{P_{\text{signal}}}{P_{\text{noise}}} = \frac{\hat{A}}{kT}
$$

Jitter of the sampling pulse

- Sampling pulse is derived from a noisy clock generator
- Noise in the time domain is random jitter resulting in error on the sampled signal
- Jitter can also be deterministic resulting in tones in the spectrum or distortion for signal-dependent jitter

Jitter noise

For sinusoidal input $A(t) = \hat{A} \sin(\omega t)$ $A(nT_s + \Delta t(t)) = \hat{A} \sin(\omega \times (nT_s + \Delta t(t)))$ $\Delta A(nT_s) = \frac{d\hat{A}\sin(\omega t)}{dt} \times \Delta t(nT_s) = \omega \hat{A}\cos(\omega nT_s) \Delta t(nT_s)$ $\sigma_A^2(nT_s) = \left(\frac{dA(nT_s)}{dt}\right)^2 \sigma_t^2 = \omega^2 \hat{A}^2 \cos^2(\omega nT_s) \sigma_t^2$ averaged jitter variance $\omega^2 \hat{A}^2 \sigma_t^2$ $=$ white if σ_t is white

- depends on signal frequency
- depends NOT on signal amplitude!
- depends NOT on sample rate \rightarrow jitter power density \sim 1/f_s

SNR limitation due to jitter

$$
SNR = \frac{P_{signal}}{P_{jitter}} = \frac{\widehat{A^2}/2}{\sigma_A^2} = \left(\frac{1}{\omega \sigma_t}\right)^2 = \left(\frac{1}{2\pi f \sigma_t}\right)
$$

$$
SNR = 20^{10} \log \left(\frac{1}{\omega \sigma_t}\right) = 20^{10} \log \left(\frac{1}{2\pi f \sigma_t}\right)
$$

Jitter SNR versus frequency

http://web. stanford.edu/~murmann/adcsurvey.html

Outline

- Introduction
- **• Principles of Nyquist ADCs**
	- Sampling
	- **• Digital-to-analog conversion**
	- Analog-to-digital conversion
- Limits of Nyquist ADCs
- Conclusion

The need for DACs

Digital-to-analog converters are required in two types of applications:

- 1. To convert a signal to the physical domain
	- High quality signal at every time instant
	- Some power must be delivered to a load impedance
- 2. To generate an analog reference value, ex. in an ADC
	- Signal only required at specific time instants
	- Very limited drive capabilities

Possible DAC architectures

Resistor ladder

 V_{out}

- Unary structure
- 2^N resistors between VREF+ and VREF-
- Selection and switching network
- Buffer to drive a load
- Also used to generate quantization levels in flash ADCs

Resistor ladder impedance

 2^N

$$
R_{eq}(m) = \frac{\frac{m}{2^N}R_{tot} \times \frac{2^N - m}{2^N}R_{tot}}{\frac{m}{2^N}R_{tot} + \frac{2^N - m}{2^N}R_{tot}} = \frac{m(2^N - m)}{2^{N+1}}
$$

- Parabolic variation of impedance
- Signal-dependent current delivery
- Signal-dependent time constant for fixed capacitive load
- Distortion at high frequencies

R-2R ladders

- Binary structure
- 2N resistors to create binary weighted currents
- Resistance 'looking right' always R
- No decoder required
- Currents added in feedback resistor
- OK for low resolution, low cost applications

V_{out}

- Sequential acces in unary structure, but decoder required
- Large switching transients in binary structure, but no decoder required
- Current source matching determines accuracy
- Unused current sources should not be switched off \rightarrow current dump
- Current sensed by transimpedance amplifier (TIA):
	- \rightarrow low input impedance to limit swing
	- \rightarrow low output impedance to drive load

Buffered current DAC

- Many signals are symmetrical around zero level
- Previous topology would require zerosignal at V_{MID} + RLOADItotal/2 \rightarrow 1/f and thermal noise pollution!
- Symmetrical signal requires current **sourcing** and current **sinking**
- Only noise of buffer for zero level → better SNR for low levels
- Inherent inequality between current sources (PMOS) and sinks (NMOS) \rightarrow calibration

Symmetrical buffered current DAC

Buffer-less current-DAC

-
- Bandwidth limited by pole at the output node determined by:
	- 1. load impedance
	- 2. parasitic capacitance of current source array
-

• No bandwidth-limiting buffer required, current flows directly through load

• Well-suited for high-performance time-continuous signals in 50-75 Ω

Capacitive DAC

Reset phase:

- Capacitors recharged
- Opamp in unity feedback

Signal phase:

- Capacitors discharged
- Opamp transfers charge of all capacitors to feedback capacitor

Techniques to mitigate additive errors

23

- Good mixers required
- Processing at high frequency
- Error energy still present
- No mixers required
	- Processing at signal frequency
	- Error energy still present
	- Error energy removed
	- Can be during production or with regular on-chip measurements
	- Can be in the foreground (not during signal processing) or in the background (during signal processing)

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

-
- DC error and low-frequency noise removed
- High-frequency noise during calibration influence current \rightarrow M₁ conducts majority of current

Current calibration

Dynamic element matching

Idea: swap identically designed voltages or currents regularly

Idea: change the starting point of the array for every sample

Data-weighted averaging

Outline

- Introduction
- **• Principles of Nyquist ADCs**
	- Sampling
	- Digital-to-analog conversion
	- **• Analog-to-digital conversion**
- Limits of Nyquist ADCs
- Conclusion

- Output
- 1. Sampling
- 2. Reference generation
- 3. Comparison
- 4. Search algorithm

A generalized ADC architecture

in

Required functionality:

Comparator requirements

-
- Many requirements:
	- Large amplification \rightarrow from μ V-mV to V
	- Large bandwidth → fast decisions, especially in sequential and linear converters
	- High accuracy \rightarrow low offset and low noise to not add uncertainty
	- Low power \rightarrow especially for parallel (flash) converters
	- Wide input range \rightarrow to cover the complete input signal range
	- No memory effect \rightarrow to make independent decisions
	- No metastability \rightarrow to always have a decision

• Simple functionality: **'Amplify (small) input signal into a digital level'**

Extremely challenging building block

Small positive feedback path:

Large positive feedback path: Two-phase operation:

- 1. Pre-amplifier amplifies small input signal
- 2. Positive feedback stage is activated to quickly regenerate already build-up signal

Reset required to allow new signal build-up

Latch behavior

• **High ΔVin:** regeneration time limited by propagation delay

-
- **Medium ΔVin:** exponential regime
-

$$
V(t) = \alpha V_{LSB}e^{+t/\tau} \qquad \tau = C/g_{m,l}
$$

Two-stage comparator

Ellersick W, Chih-Kong KY, Horowitz M, Dally W (1999) GAD: a 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link. In: Symposium on VLSI circuits, digest of technical papers, pp 49-52

Pre-amplifier StrongARM latch

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

Dynamic two-stage comparator

To reduce the power consumption

Schinkel D, Mensink E, Klumperink E, van Tuijl E, Nauta B (2007) A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold Time. In: IEEE international solid-state circuits conference, digest of technical papers, pp 314–315

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

Flash converters

- 2N 1 comparators and resistors
- Comparators create thermometer code at every rising clock edge
- Decoder converts thermometer **N** bits code in N-bit binary word
	- Input signal only needed at rising clock edge
	- Large area, high power consumption, high input capacitance

Effect of an additional bit

$$
\approx 10 \quad \text{for } N = 5, \ldots, 8
$$

- Subrange limited to one bit → amplifier with 2x gain → **maximum speed**
- **Intrinsically linear** digital-to-analog converter → N-bit precision intrinsically achieved
- Single comparator for analog-to-digital conversion
- Basic building block is multiplying digital-to-analog converter (MDAC)
-
- Full digital value available after $N + 3$ clock periods \rightarrow delay exchanged for speed • This delay can be a problem in feedback loops

Second stage

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

1-bit pipeline converters

First stage

Multiplying digital-to-analog converter

Same signal range in every stage

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

• **Sample phase** Signal sampled on C_1 and C_2

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

Multiply-by-two operation

$$
V_{out} = \frac{C_1 + C_2}{C_2} V_{in} \pm \frac{C_1}{C_2} V_{ref}
$$

$$
= 2V_{in} \pm V_{ref} \text{ if } C_1 = C_2
$$

Charge on C_1 transferred to C_2 and Vref added or subtracted depending on comparator decision

• **Multiply phase**

Successive approximation converters

- ready yes
N approximations (cycles) required for N bit ADC
- Internal clock frequency f_{clock} N times higher than sample rate fs
- Input signal needs to be kept constant during all cycles
- MSB derived first by setting DAC to 0.5 V_{ref} (a_{N-1} = 1), comparing with input and keeping a_{N-1} to 1 or resetting it to 0

- Capacitive DAC (CDAC) enabling low power and low voltage operation
- Only capacitors, switches, comparator and logic required → profits from technology scaling
- Signal sampled on capacitor bank that is also used as DAC
- SAR operation:
	- Sampling switch remains open
	- Bottom switches toggled to bring V_{top} closer to comparator reference

$$
V_{top} = V_{in} - \frac{8C}{C + C + 2C + 4C + 8C}V_{ref}
$$

Charge-redistribution conversion

McCreary JL, Gray PR (1975) All-MOS charge redistribution analog-to-digital conversion techniques I. IEEE J Solid-State Circuits 10:371-379

Top-plate and bottom-plate sampling

Top-plate sampling (= fast):

- No attenuation of sampled voltage
- Attenuation of reference voltage
- MSB can be determined directly after sampling

Bottom-plate sampling (= accurate):

- Same attenuation for input and reference voltage
- Input voltage range can be equal to reference voltage range
- Common-mode voltage V_{CM} to keep comparator input at desired level

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

Linear approximation converters

- converters and N clock cycles for SAR converters
- Counter lets DAC increase its output linearly
- When DAC output is higher than input, the comparator toggles and the counter value is stored in the register, then the counter is reset
- Also called 'digital ramp', 'slope' or 'counting' converter

Output ready after 2^N clock cycles compared to 1 clock cycle for flash and pipeline

Dual-slope converters

- Only suited for slowly varying input signals
- Two-phase operation:
	- Integration of input signal during fixed sample period
	- 2. Discharge of integration capacitor by fixed reference current
- Conversion time $(2 \times 2^N)/f_s$
- Example of zero-crossing method
	- Unknown signal determined by subtracting equivalent signal from DAC
	- Linearity only required around zero level
	- Offsets are cancelled

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

Outline

- Introduction
- Principles of Nyquist ADCs
- **• Limits of Nyquist ADCs**
- Conclusion

Accuracy versus speed

[Murmann, ADC Survey]

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

Power/speed versus accuracy

[Murmann, ADC Survey]

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

Accuracy-speed-power trade-off

Speed ↑ results in accuracy ↓ Accuracy ↑ results in power/speed ↑

accuracy ⋅ **speed**

power

= **constant** = **f(technology, architecture, circuit) 1 2 3** [Murmann, ADC Survey]

O 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

V_{DD} and C_{min}

* extracted input capacitance of inverter with two times minimal size

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

gm/b and f_T

- Significant f_T benefit for technologies < 65 nm (1)
- Same f_T at lower power when scaling from 40 nm to 16 nm (2)
- Peak-f_T does not increase anymore due to increased effect of interconnect

fr versus gm/lp

- Speed-efficiency tradeoff still increases when scaling to 16 nm
- Maximum fr·gm/ID shifts towards weak inversion when scaling to 16 nm (3)
	- Wider optimum in 16 nm \rightarrow easier to trade speed for power

fr.gm/Ip versus gm/Ip

B-bit flash ADC

- Exponential increase in area per component to guarantee noise and matching limits
- Many comparators: power, noise, offset, kickback

 $\mathsf{B}_{\mathsf{out}}$

$$
P_{\text{F,tot}} = P_{\text{F,samp}} + (2^B - 1) \cdot P_{\text{F,comp}} + P_{\text{F,lad}} + P_{\text{F,dig}}
$$

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

Sampler power consumption

- $P_{\text{F,samp}} = V_{\text{DD}} \cdot I_{\text{F,samp}} = V_{\text{DD}} \cdot \text{NTC} \cdot \theta_{\text{F,sap}}^{-1}$
- period for sampling, NTC : # time constants for settling

$$
P_{F,\text{samp}}^{-1} \cdot f_s \cdot \phi_{\text{sup}} \cdot V_{\text{DD}} \cdot \left(C_S + \left(2^B - 1 \right) \cdot C_{\text{in,comp}} \right)
$$

• B: # bits, ϕ_{\sup} : fraction of supply voltage used for signal, $\theta_{\rm F,samp}$: fraction of sample

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

Comparator power consumption W.

•
$$
P_{F, comp} = V_{DD} \cdot \theta_{F, comp}^{-1} \cdot f_s \cdot \left(C_I \cdot \Delta V_I + \left((B - \log_2 A_I) \cdot \ln 2 + \ln BER^{-1} \right) \cdot C_L \cdot \frac{I_{D, L}}{g_{m, L}} \right)
$$

 $A_{\rm I}$: integrator gain, $I_{\rm D,L}$: current in latch, $g_{\rm m,L}$: transconductance in latch

 $\theta_{\rm F, comp}$: fraction of sample period for comparison, $\Delta V_{\rm I}$: voltage drop at integrator output,

 \bullet Integrator determines noise, latch determines metastability (BER)

Flash ADC power consumption

$$
P_{\text{F,tot}} = P_{\text{F,samp}} + (2^B - 1) \cdot P_{\text{F,comp}} + P_{\text{I}}
$$

- $P_{\text{F,samp}}$ and $P_{\text{F,comp}}$
	- Sample period divided between sampler and only
	- Thermal noise partitioning between sampler and comparators

comparators, ex.
$$
\theta_{F,samp} = \theta_{F,comp} = 0.5
$$

Trough resistor ladder

mometer-to-binary encoder

© 2023 - Filip Tavernier **Principles and limits of Nyquist ADCs**

•
$$
P_{F,lad} = \frac{\left(\phi_{\text{sup}} \cdot V_{DD}\right)^2}{R_{lad}}
$$
 for DC power th

• R_{lad} needs to be small enough to limit its noise and settling time constant

•
$$
P_{F,\text{dig}} = V_{\text{DD}}^2 \cdot f_s \cdot C_{\text{min}} \cdot \text{#gates for their}
$$

 $P_{\text{F,lad}} + P_{\text{F,dig}}$

- Two regions:
	- 1. **SNDR** ≤ 40 dB Power/speed determined by C_{min}
	- 2. **SNDR > 40 dB** Power/speed determined by noise
- Technology parasitics push power/speed up increasingly as f_s/f_T increases

Flash ADCs at different fs

Scaling of flash ADCs

- Same two regions
- Smaller C_{min} in region 1 results in lower power/speed
- Similar power/speed in noise-limited region 2
- Lower V_{DD} leveraged by higher g_m/I_D for same f_T

B-bit SAR ADC

- B clock cycles per sample
- Minimal hardware thanks to hardware reuse
- Highly digital architecture, scaling well in smaller technologies

• DAC is typically capacitive DAC (CDAC) with several possible switching schemes

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

SAR ADC power consumption

- $P_{SA, tot} = P_{SA, samp} + B \cdot P_{SA, comp} + P_{SA, DAC} + P_{SA, dig}$
- $P_{\text{SA,samp}}$ and $P_{\text{SA,comp}}$ same as with flash ADC
	- Sample period divided in time for sampler and B times time for comparator ex.: $\theta_{\rm SA,samp}=\theta_{\rm SA,comp}=B+1$ for equal duration of sampler time and comparator cycles
	- Thermal noise partitioning between sampler and comparator
- $P_{\text{SA,DAC}} = \frac{P_{\text{NLOS}} P_{\text{S}}}{P}$ and assuming 50% efficiency $E_{\text{MCS}}\cdot f_{\text{s}}$ *η*reg
- $P_{SA,dig} = V_{DD}^2 \cdot f_s \cdot C_{min} \cdot #gates$ for DAC control, clocking and storing comparator outputs $\cdot f_s \cdot C_{\min} \cdot \#gates$
- Binary SAR with synchronous timing scheme

SAR ADCs at different fs

- Similar trends as flash but:
	- Lower power/speed for same accuracy
	- Smaller slope thanks to linear increase of power with B
- For high f_s/f_T , slope becomes steeper due to short internal cycle time

Scaling of SAR ADCs

- Scaling helps in process-limited region dictated by **C**min
- Scaling does only marginally help in noise-limited region

$$
P_{P, \text{tot}} = P_{P, \text{samp}} + \sum_{i=1}^{m} \left(\left(2^{B_{\text{s}}} - 1 \right) \cdot P_{P, \text{comp}, i} + P_{P, \text{lad}, i} + P_{P, \text{RA}, i} \right) + P_{P, \text{dig}}
$$

B-bit m-stage pipeline ADC

- Speed limited by speed of subflash ADC + residue amplifier → popular high-speed architecture
- Similar binary search as SAR but without hardware reuse

D_{out}

Pipeline ADC power consumption

- $P_{\text{P,samp}}$ same as for flash and SAR
- Gain in pipeline allows to scale down $P_{\text{P,comp},i}, P_{\text{P,lad},i}$ and $P_{\text{P,RA},i}$ with i
	- More bit/stage result in more aggressive scaling
	- Scaling ultimately stops when C_{min} is reached
	- Comparator can have higher noise, amplifier can have higher noise, less linearity and reduced accuracy

$$
P_{P, \text{tot}} = P_{P, \text{samp}} + \sum_{i=1}^{m} \left(\left(2^{B_{\text{s}}} - 1 \right) \cdot P_{P, \text{comp}, i} + P_{P, \text{lad}, i} + P_{P, \text{RA}, i} \right) + P_{P, \text{dig}}
$$

•
$$
P_{P,\text{dig}} = V_{\text{DD}}^2 \cdot f_s \cdot C_{\text{min}} \cdot \text{#gates}
$$

• Two regions:

1. **SNDR** ≤ 60 dB Fewer bit/stage results in lower power/speed

Steeper slope in second region due to exponential increase

2. **SNDR > 60 dB** More bit/stage results in lower power/speed

Pipeline ADCs at low fs

- 4-bit/stage never optimal
- 3-bit/stage still best at high SNDR
- 1 or 2-bit/stage best at low SNDR

Pipeline ADCs at medium fs

- Ongoing trend of fewer bit/stage for minimal power/speed
- High gain and settling requirements for residue amplifier are imposing the limit
	- 1-bit/stage is best for high-speed and high SNDR

Pipeline ADCs at high fs

- Same trend as flash and SAR in processlimited region
- Noise-limited region similar to flash due to sub-flash stages
- No scaling benefit in noise-limited region

Scaling of 1-bit/stage pipeline ADCs

- Process-limited region shifted towards higher SNDR
- More aggressive stage-scaling results in hitting C_{min}-limit earlier in the pipeline

Scaling of 2-bit/stage pipeline ADCs

- Process-limited region shifted towards even higher SNDR
- Higher power due to exponentially increasing sub-flash **C**min

Scaling of 3-bit/stage pipeline ADCs

B-bit m-stage pipelined-SAR ADC

- Hybrid ADC architecture
- Same as pipeline with sub-SAR instead of sub-flash stages
- SAR is more efficient than flash
- (Open-loop) amplifier typically merged with subsequent S/H

$$
{i} + P{PS,RA,i} + P_{PS,dig,i} \bigg) + P_{PS,dig}
$$

70

Pipelined-SAR ADC advantage

Conversion Cycle #

- Typically two extra cycles required compared to SAR:
	- One cycle for the amplifier
	- One cycle for redundancy between the stages
- Energy waste of SAR avoided in pipelined-SAR
	- Comparator can have higher noise

Pipelined-SAR ADC power consumption

$$
P_{\rm PS, tot} = P_{\rm PS, samp} + \sum_{i=1}^{m} \left(P_{\rm PS, comp, i} + \right)
$$

- $P_{\text{PS,samp}}$ same as for flash, SAR and pipeline
- Gain in pipeline allows to scale down $P_{\text{PS,comp},i}, P_{\text{PS,DAC},i}$ and $P_{\text{PS,RA},i}$ with i
	- Typically more aggressive scaling thanks to more bit/stage than pipeline
	- Amplifier needs to share its timing with the sub-SAR and needs to provide a lot of gain
	- Scaling ultimately stops when C_{min} is reached
- $P_{\text{PS,dig},i}$ same as in regular SAR, $P_{\text{PS,dig}}$ same is in regular pipeline
- $(P_{PS, DAC,i} + P_{PS, RA, i} + P_{PS, dig,i}) + P_{PS, dig,i}$
	-

- More stages is marginally better at low SNDR
- Less stages is better at high SNDR in noiselimited region
- Fewer stages:
	- Increased amplifier gain
	- Relaxed settling

Pipelined-SAR ADCs at low fs

- Same trend as in pipeline
- More stages is better due to:
	- Longer sub-ADC times
	- Less stringent amplifier specifications
- 2-stage stops at 55 dB due to too high f_s/f_T

Pipelined-SAR ADCs at medium fs

Pipelined-SAR ADCs at high f_s

- Trend towards more stages continuous
- > 5 stages can be considered at high SNDR

- Process-limited region (1) extended towards higher SNDR
	- \rightarrow scaling helps more
- Same slope as SAR in noise-limited region (2) due to sub-SAR stages
	- Steeper slope at highest SNDR (3) due to high f_s/f_T

Scaling of 3-stage pipelined-SAR ADCs

- Relatively stable crossover between processand noise-limited regions
- No steep third region visible thanks to more time available per stage

Scaling of 4-stage pipelined-SAR ADCs

- Relatively stable crossover between processand noise-limited regions
- No steep third region visible thanks to more time available per stage
	- Main advantage at high SNDR

Scaling of 5-stage pipelined-SAR ADCs

Performance comparison at low f_s

- **SNDR ≤ 40 dB** SAR ADC is best
- **40 dB < SNDR ≤ 65 dB** Pipelined-SAR ADC is best irrespective of number of stages
- **65 dB < SNDR** 2-stage pipelined-SAR ADC or 4-bit/stage pipeline ADC are superior

Performance comparison at medium fs

- **SNDR ≤ 40 dB** SAR ADC remains best
- **40 dB < SNDR ≤ 65 dB** Pipelined-SAR ADC is best irrespective of number of stages
- **65 dB < SNDR** 5-stage pipelined-SAR ADC or 2-bit/stage pipeline ADC are superior

Performance comparison at high fs

- Steeper slopes for all architectures due to higher f_s/f_T
- 5-stage pipelined-SAR ADC and 1/2-bit/stage pipeline ADC superior at high SNDR
- 1-bit/stage pipeline ADC best at highest SNDR, but many amplifiers and complex!
- \rightarrow time-interleaving!

© 2023 - Filip Tavernier Principles and limits of Nyquist ADCs

Outline

- Introduction
- Principles of Nyquist ADCs
- Limits of Nyquist ADCs
- **• Conclusion**

Conclusion

- ADC design is a blend of system, architecture, circuit, and technology
- Understanding the limits at the lower levels, helps making decisions at higher levels
- Higher-level decisions typically impact the ADC performance more significantly
- ADCs will remain the performance limitation in many systems

Reference material

Marcel J.M Pelgrom

Analog-to-Digital Conversion

Fourth Edition

2 Springer

ACSP · Analog Circuits And Signal Processing

Athanasios T. Ramkaj Marcel J. M. Pelgrom Michiel S. J. Steyaert **Filip Tavernier**

Nyquist Converters

Technologies

Multi-Gigahertz Analog-to-Digital

Architecture and Circuit Innovations in Deep-Scaled CMOS and FinFET

Athanasios Ramkaj, Marcel J.M. Pelgrom, Michiel S.J. Steyaert, and Filip Tavernier

In the Pursuit of the **Optimal Accuracy-Speed-

Power Analog-to-Digital

Converter Architecture**

A mathematical framework

he everlasting challenge in the de-(ADC) lies in maximizing the *accuracy speed÷power* product by pushing all metrics toward their desired directions. To this end, tremendous progress has been made in advancing ADC performance both circuit- and architecture-wise.

These advances have been captured by means of comparing experimental data points in surveys, with [1] being the most noteworthy. However, such comparisons give an ill-defined view since the data points correspond to different architectures that were optimized under different constraints and implemented in different process nodes. This provides little insight on architectural limits and makes a direct comparison under similar assumptions nontrivial.

This article introduces a mathe matical framework to systematically estimate and compare the accuracy-speed-power limits of different ADC architectures with a complete decomposition of the blocks' contributions. (Speed refers to both sample rate and bandwidth in the sense that they are tightly coupled,

Digital Object Identifier 10.1109/MSSC.2021.312831 Date of current version: 24 January 2022

[Ramkaj, SSCM, Winter 2022]

