Tutorial on radiation issues in microelectronics Days of Detection

Padova - 2023/10/23

CERN

G. Borghello giulio.borghello@cern.ch

break! (5 min)

OUTLINE

- introduction (~ 2 min)
- cumulative effects

o ionizing effects (total ionizing dose [TID])

- basic mechanisms (~ 25 min)
- TID effects in microelectronics for particle detectors (~ 25 min)

non-ionizing effects (displacement damage [DD]) (~ 5 min)

• stochastic effects (~ 25 min)

OUTLINE

• introduction

- cumulative effects
 - o ionizing effects (total ionizing dose [TID])
 - basic mechanisms
 - TID effects in microelectronics for particle detectors

o non-ionizing effects (displacement damage [DD])

• stochastic effects

Days of Detection: Tutorial on radiation issues in microelectronics

OUTLINE

introduction

• cumulative effects

o ionizing effects (total ionizing dose [TID])

- basic mechanisms
- TID effects in microelectronics for particle detectors

o non-ionizing effects (displacement damage [DD])

• stochastic effects

OUTLINE

introduction

cumulative effects

```
the impact of a single interaction may be almost negligible, but the damage accumulates over time leading to measurable effects
The higher the radiation level, the greater the effects!
stochastic effects

        o ionizing effects (single event effects [SEE])
```

2023/10/23

Days of Detection: Tutorial on radiation issues in microelectronics

OUTLINE

introduction

• cumulative effects

o ionizing effects (total ionizing dose [TID])

- basic mechanisms
- TID effects in microelectronics for particle detectors

o non-ionizing effects (displacement damage [DD])

• stochastic effects

Days of Detection: Tutorial on radiation issues in microelectronics



if the **ionizing particle** and/or the **emitted electron** have enough energy, they can ionize other atoms along their path



OUTLINE

introduction

• cumulative effects

o ionizing effects (total ionizing dose [TID])

- basic mechanisms
- TID effects in microelectronics for particle detectors

o non-ionizing effects (displacement damage [DD])

• stochastic effects

Total Ionizing Dose effects

 \approx

accumulation of charge in the <u>oxides</u> of an electronic device

example: charge build-up in the gate oxide of a MOS transistor



how do we accumulate charge in the oxides?





[1] Poindexter, Edward H., et al. "Interface states and electron spin resonance centers in thermally oxidized (111) and (100) silicon wafers." *Journal of Applied Physics* 52.2 (1981): 879-884. [2] https://www.iue.tuwien.ac.at/phd/goes/dissse19.html#x43-560005.1

[3] Brower, K. L. "Kinetics of H2 passivation of P b centers at the (111) Si-SiO2 interface." Physical Review B 38.14 (1988): 9657.



any real SiO_2 used in CMOS technology contains hydrogen atoms H.

H atoms can **passivate** the interface **defects**



[1] Poindexter, Edward H., et al. "Interface states and electron spin resonance centers in thermally oxidized (111) and (100) silicon wafers." *Journal of Applied Physics* 52.2 (1981): 879-884. [2] https://www.iue.tuwien.ac.at/phd/goes/dissse19.html#x43-560005.1

[3] Brower, K. L. "Kinetics of H2 passivation of P b centers at the (111) Si-SiO2 interface." Physical Review B 38.14 (1988): 9657.

cumulative/ionizing: TID



A. J. Lelis, T. R. Oldham, H. E. Boesch, and F. B. McLean. "The nature of the trapped hole annealing process." In: IEEE Transactions on Nuclear Science 36.6 (Dec. 1989), pp. 1808–1815.

• ionizing particle









some of the e-h pairs <u>recombine</u> immediately after generation!

recombination efficiency depends on the electric field!



Schwank, James R., et al. "Radiation effects in MOS oxides." IEEE Transactions on Nuclear Science 55.4 (2008): 1833-1853.



recombination must take place in the first instants after generation, because electrons move quickly and leave the oxide in a short time

example: t_{ox} = 100 nm, V = 5 V, T = 25 °C

e⁻ mobility (µ) in SiO₂ at room $T \approx 20 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$

time needed to cross $t_{ox} \approx 1 \text{ ps}$

electrons are very fast!



we started with a neutral oxide and now it is positively charged!

what happens to the holes?



H. E. Boesch, J. M. McGarrity, and F. B. McLean. "Temperature- and Field-Dependent Charge Relaxation in SiO2 Gate Insulators." In: IEEE Transactions on Nuclear Science 25.3 (June 1978), pp. 1012–1016.



what happens to the holes?

- some holes just leave the oxide (i.e., they recombine with an electron coming from outside)
- some holes get trapped in the oxide-traps
- some holes react with H forming hydrogen ions H⁺



they can move through the oxide and if they reach the interface, they can de-passivate the interface traps



- 1. Pantelides, S. T., et al. "Reactions of hydrogen with Si-SiO/sub 2/interfaces." *IEEE Transactions on Nuclear Science* 47.6 (2000): 2262-2268.
- 2. Rashkeev, S. N., et al. "Defect generation by hydrogen at the Si-SiO 2 interface." Physical review letters 87.16 (2001): 165506.
- 3. Rashkeev, S. N., et al. "Proton-induced defect generation at the Si-SiO/sub 2/interface." IEEE transactions on Nuclear Science 48.6 (2001): 2086-2092.
- 4. Rashkeev, S. N., et al. "Effects of hydrogen motion on interface trap formation and annealing." IEEE Transactions on Nuclear Science 51.6 (2004): 3158-3165.
- 5. Fleetwood, D. M. "Effects of Bias and Temperature on Interface-Trap Annealing in MOS and Linear Bipolar Devices." *IEEE Transactions on Nuclear Science* (2022).



they can move through the oxide and if they reach the interface, they can de-passivate the interface traps



giulio.borghello@cern.ch | CERN EP-ESE-ME



they can move through the oxide and if they reach the interface, they can de-passivate the interface traps

the sign of the charge trapped at the interface depends on the relative energy of the traps with respect to the Fermi level.

In practice:

- ➤ nMOS: negative charge
- ➢ pMOS: positive charge

Si

- 1. Pantelides, S. T., et al. "Reactions of hydrogen with Si-SiO/sub 2/interfaces." *IEEE Transactions on Nuclear Science* 47.6 (2000): 2262-2268.
- 2. Rashkeev, S. N., et al. "Defect generation by hydrogen at the Si-SiO 2 interface." Physical review letters 87.16 (2001): 165506.
- 3. Rashkeev, S. N., et al. "Proton-induced defect generation at the Si-SiO/sub 2/interface." IEEE transactions on Nuclear Science 48.6 (2001): 2086-2092.
- 4. Rashkeev, S. N., et al. "Effects of hydrogen motion on interface trap formation and annealing." IEEE Transactions on Nuclear Science 51.6 (2004): 3158-3165.
- 5. Fleetwood, D. M. "Effects of Bias and Temperature on Interface-Trap Annealing in MOS and Linear Bipolar Devices." *IEEE Transactions on Nuclear Science* (2022).



they can move through the oxide and if they reach the interface, they can de-passivate the interface traps

the sign of the charge trapped at the interface depends on the relative energy of the traps with respect to the Fermi level.

In practice:

- ➤ nMOS: negative charge
- pMOS: positive charge



1. Pantelides, S. T., et al. "Reactions of hydrogen with Si-SiO/sub 2/interfaces." *IEEE Transa* traps (N_{it}) formation is significantly

2. Rashkeev, S. N., et al. "Defect generation by hydrogen at the Si-SiO 2 interface." *Physical* slower than that of hole

3. Rashkeev, S. N., et al. "Proton-induced defect generation at the Si-SiO/sub 2/interface."

4. Rashkeev, S. N., et al. "Effects of hydrogen motion on interface trap formation and annealing." *IEEE Transactions on Nuclear Science* 51.6 (2004): 3158-3165.

5. Fleetwood, D. M. "Effects of Bias and Temperature on Interface-Trap Annealing in MOS and Linear Bipolar Devices." IEEE Transactions on Nuclear Science (2022).

the transport of H⁺ and interface

RECAP



- **oxide traps** retain POSITIVE charge (always)
- interface traps retain
 - ➤ nMOS: negative charge
 - ➢ pMOS: positive charge
- the build-up of charge at the interface is slower than the build-up of charge in the oxide

cumulativ do charges remain trapped forever?

no: reversible and permanent annealing

(in this context, "annealing" refers to the removal of charges*)



Days of Detection: Tutorial on radiation issues in microelectronics

*the meaning of the term annealing changes according to context. Sometimes annealing is understood as charge removal, others as a high-temperature post-irradiation heating process, and still others as a simple monitoring of charge evolution after irradiation.

cumulativ do charges remain trapped forever?



(in this context, "annealing" refers to the removal of charges*)



A. J. Lelis, T. R. Oldham, H. E. Boesch, and F. B. McLean. "The nature of the trapped hole annealing process." In: IEEE Transactions on Nuclear Science 36.6 (Dec. 1989), pp. 1808–1815.



no: reversible and permanent annealing

(in this context, "annealing" refers to the removal of charges*)



D. M. Fleetwood, W. L. Warren, J. R. Schwank, P. S. Winokur, M. R. Shaneyfelt and L. C. Riewe, "Effects of interface traps and border traps on MOS postirradiation annealing response," in *IEEE Transactions on Nuclear Science*, vol. 42, no. 6, pp. 1698-1707, Dec. 1995, doi: 10.1109/23.488768.

cumulativ do charges remain trapped forever?

no: reversible and permanent annealing

(in this context, "annealing" refers to the removal of charges*)





A. J. Lelis, T. R. Oldham, H. E. Boesch, and F. B. McLean. "The nature of the trapped hole annealing process." In: IEEE Transactions on Nuclear Science 36.6 (Dec. 1989), pp. 1808–1815.

how do we measure TID?

Unit of measure: rad (radiation absorbed dose) 1 rad = 100 Gy = 1 J/Kg
Days of Detection: Tutorial on radiation issues in microelectronics

OUTLINE

• introduction

• cumulative effects

o ionizing effects (total ionizing dose [TID])

- basic mechanisms
- TID effects in microelectronics

o non-ionizing effects (displacement damage [DD])

• stochastic effects

o ionizing effects (single event effects [SEE])



ASIC: Application Specific Integrated Circuit in our case, circuits specifically designed for LHC and HL-LHC



ATLAS ABCStar



Radiation and magnetic tolerant DC-DC converters



Days of Detection: Tutorial on radiation issues in microelectronics







LHCb Vertex Locator (VELOPIX)



visit <u>https://ep-ese.web.cern.ch/structure/section-ese-me</u> for the full list of chips and projects

MPA

readout ASIC

CERN & CMOS technology



data from:

 $https://www.tsmc.com/english/dedicatedFoundry/technology/logic/l_3nm https://irds.ieee.org/editions/2022/more-moore$





Days of Detection: Tutorial on radiation issues in microelectronics

thin oxides are more rad-hard!!



$$\Delta V_{TH}(TID) = \Delta V_{FB}(TID) = -\frac{\overline{\rho}_{OX}(TID)}{\epsilon_{OX}} t_{OX}^2$$

 t_{ox} in 65nm node ~ 2 nm

\bigcirc

MOSFETs in 65nm CMOS technology should be extremely rad hard!



why such a large degradation?

several oxides present in CMOS technology (not only the gate oxide)

 $\overline{\Box}$

much **thicker** than the gate oxide

lower quality with respect to gate oxide \Rightarrow rich in defects



DISCLAIMER

TID effects are affected by:

- technology-to-technology variability
- manufacturer-to-manufacturer variability
- fab-to-fab variability
- chip-to-chip variability
- lot-to-lot variability
- transistor-to-transistor variability

next slides will show what **may** happen to CMOS technology!

Shallow Trench Isolation (STI) oxide

- 1. radiation-induced drain-tosource **parasitic** current
- 2. radiation-induced **narrow channel** effect (RINCE)
- halo-enhanced robustness in short channels



Shallow Trench Isolation (STI) oxide

1. radiation-induced drain-tosource **parasitic** current

- 1. T. R. Oldham, et. al., "Post-Irradiation Effects in Field-Oxide Isolation Structures," in *TNS*, vol. 34, no. 6, pp. 1184-1189, Dec. 1987.
- 2. M. R. Shaneyfelt et. al, "Challenges in hardening technologies using shallow-trench isolation," in *TNS*, vol. 45, no. 6, pp. 2584-2592, Dec. 1998.
- 3. G. Niu et al., "Total dose effects on the shallow-trench isolation leakage current characteristics in a 0.35 um SiGe BiCMOS technology, in *TNS*, vol. 46, no. 6, pp. 1841-1847, Dec. 1999.
- 4. M. Turowski, et. al, "Nonuniform total-dose-induced charge distribution in shallow-trench isolation oxides," in *TNS*, vol. 51, no. 6, pp. 3166-3171, Dec. 2004.
- 5. I. S. Esqueda, et. al, "Two-dimensional methodology for modeling radiation-induced off-state leakage in CMOS technologies," in *TNS*, vol. 52, no. 6, pp. 2259-2264, Dec. 2005.
- 6. A. H. Johnston, et. al, "Total Dose Effects in CMOS Trench Isolation Regions," in *TNS*, vol. 56, no. 4, pp. 1941-1949, Aug. 2009.
- Nadia Rezzak, et. al, "The sensitivity of radiation-induced leakage to STI topology and sidewall doping", *Micr. Rel.*, Volume 51, Issue 5, 2011, Pages 889-894.
- 8. C. -M. Zhang et al., "Characterization and Modeling of Gigarad-TID-Induced Drain Leakage Current of 28-nm Bulk MOSFETs," in *TNS*, vol. 66, no. 1, pp. 38-47, Jan. 2019



cumulative/ionizing: TID – parasitic current (leakage)

leakage current: $I_{OFF} = I_{DS}(V_{GS} = 0 V, V_{DS} = V_{DD})$

(e.g., static power consumption of a CMOS inverter: $P_S = V_{DD} \times I_{OFF}$)



cumulative/ionizing: TID – parasitic current (leakage)

leakage current: $I_{OFF} = I_{DS}(V_{GS} = 0 V, V_{DS} = V_{DD})$

(e.g., static power consumption of a CMOS inverter: $P_S = V_{DD} \times I_{OFF}$)



failure of DCDC converters in the CMS pixel system during the 2017 run!



Increase in luminosity, change in beam structure

https://indico.desy.de/event/21211/contributions/42055/attachments/26775/33802/KatjaKlein_12thDetectorWorkshop_14032019.pdf https://espace.cern.ch/project-DCDC-new/Shared%20Documents/SummaryMeasurements18.pdf https://espace.cern.ch/project-DCDC-new/Shared%20Documents/Report_IRRAD_tests.pdf https://indico.cern.ch/event/788031/attachments/1794169/2923948/ESE_seminar_Feb19_talk.pdf



TID-induced positive charge in the oxide we are only interested in the charge that faces the channel

positive charge attracts electrons -> problem only in nMOS!









Sallagoity, P., et al. "STI process steps for sub-quarter micron CMOS." *Microelectronics Reliability* 38.2 (1998): 271-276.



F. Faccio, H. J. Barnaby, X. J. Chen, D. M. Fleetwood, L. Gonella, M. McLain, and R. D. Schrimpf. "Total ionizing dose effects in shallow trench isolation oxides." In: Microelectronics Reliability 48.7 (2008), pp. 1000–1007.





high temperature accelerates annealing!



G. Borghello, Ionizing radiation effects in nanoscale CMOS technologies exposed to ultra-high doses. Diss. Udine U., 2019

low temperature can increase the peak of leakage

- slower annealing of positive charge in the oxide
- slower build-up of negative charge at the interface

the inner layers of particle detectors are usually kept at ~-30 °C!

logic core current consumption of the ABC130 at different *T* and dose rates (courtesy F. Anghinolfi and ABC130 Team)





G. Borghello, Ionizing radiation effects in nanoscale CMOS technologies exposed to ultra-high doses. Diss. Udine U., 2019



monotonic I_{OFF}(TID) increase for some technology!

 10^{6}

TID $[rad(SiO_2)]$

 10^{5}

pre-rad

NOT AVAILABLE IN 28nm and smaller nodes! Enclosed Layout Transistor (ELT) the STI faces the channel **STANDARD** ELT 10^{-9} STI ST \frown 130 nm tech. n+no leakage!!! SOURCE -65 nm tech. n+ n+ -----40 nm tech. p S D 0 R U W Α current DRAIN $\begin{bmatrix} \mathsf{V} \\ \mathsf{H}_{O} \end{bmatrix} 10^{-10}$ R С Ν Ε current | MOSFET TOP VIEW 10^{-11}

the STI does not face

the channel!

ELT min. size

 10^{7}

 10^{8}

3 fabrication plants (Fab): A, B and C



Termo, G., et al. "Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID." Journal of Instrumentation 18.01 (2023)

*F. T. Brady, et al. "A scalable, radiation hardened shallow trench isolation." In: IEEE Transactions on Nuclear Science 46.6 (Dec. 1999), pp. 1836–1840. *Z. Hu, Z. Liu, et al. "Impact of within-wafer process variability on radiation response." In: Microelectronics Journal 42.6 (2011), pp. 883–888. very different behaviour even for nominally identical devices produced in different fabs!!

this variability is caused by small differences in the STI fabrication process^{*}

extremely difficult to define a "typical behaviour" of any given technology^{**}

any new lot of any technology must be tested for leakage current!

**this is true for any TID-induced effect

SUMMARY

- I_{OFF} can increase of several orders of magnitude even for TID < 1 Mrad
- it is caused by positive oxide-trapped charge in the STI of nMOS
- pMOS are not affected by this problem
- bias and temperature can have a significant impact
- extremely process-dependent (huge variability!)

Shallow Trench Isolation (STI) oxide

- 1. radiation-induced drain-tosource **parasitc** current
- 2. radiation-induced **narrow channel** effect (RINCE)
- 1. Faccio, Federico, and Giovanni Cervelli. "Radiation-induced edge effects in deep submicron CMOS transistors." *IEEE Transactions on Nuclear Science* 52.6 (2005): 2413-2420.
- 2. Gaillardin, M., et al. "Enhanced Radiation-Induced Narrow Channel Effects in Commercial \${\hbox {0.18}}~\mu \$ m Bulk Technology." *IEEE Transactions on Nuclear Science* 58.6 (2011): 2807-2815.
- 3. Faccio, F., et al. "Radiation-induced short channel (RISCE) and narrow channel (RINCE) effects in 65 and 130 nm MOSFETs." *IEEE Transactions on Nuclear Science* 62.6 (2015): 2933-2940.
- 4. Borghello, G., et al. "Ionizing radiation damage in 65 nm CMOS technology: Influence of geometry, bias and temperature at ultra-high doses." *Microelectronics Reliability* 116 (2021): 114016.







larger degradation in narrow channel devices!

2023/10/23

- two transistors:
 - same channel length L
 - different channel width W
- the amount of trapped charge does not
 depend on W!! (same STI)
- a larger percentage of the narrow channel is affected by the same TID-induced charge!

narrow channel (W 뇌 뇌)

large channel





Shallow Trench Isolation (STI) oxide



 halo-enhanced robustness in short channels

2. Bonaldo, S., et al. "Ionizing-radiation response and low-frequency noise of 28-nm MOSFETs at ultrahigh doses." *IEEE Transactions on Nuclear Science* 67.7 (2020): 1302-1311.



^{1.} Bonaldo, S., et al. "Influence of halo implantations on the total ionizing dose response of 28-nm pMOSFETs irradiated to ultrahigh doses." *IEEE Transactions on Nuclear Science* 66.1 (2018): 82-90.



smaller degradation in short channel devices!


Bonaldo, S., et al. "Influence of halo implantations on the total ionizing dose response of 28-nm pMOSFETs irradiated to ultrahigh doses." *IEEE Transactions on Nuclear Science* 66.1 (2018): 82-90. Bonaldo, S., et al. "Ionizing-radiation response and low-frequency noise of 28-nm MOSFETs at ultrahigh doses." *IEEE Transactions on Nuclear Science* 67.7 (2020): 1302-1311. 1.

2.

Spacers-related effects



radiation-induced short channel effect (RISCE)

only recently studied!

[1] F. Faccio, S. Michelis, D. Cornale, A. Paccagnella and S. Gerardin, "Radiation-Induced Short Channel (RISCE) and Narrow Channel (RINCE) Effects in 65 and 130 nm MOSFETs," in *IEEE Transactions on Nuclear Science*, vol. 62, no. 6, pp. 2933-2940, Dec. **2015**

[2] F. Faccio et al., "Influence of LDD Spacers and H+ Transport on the Total-Ionizing-Dose Response of 65-nm MOSFETs Irradiated to Ultrahigh Doses," in *IEEE Transactions on Nuclear Science*, vol. 65, no. 1, pp. 164-174, Jan. **2018**

[3] S. Bonaldo et al., "Charge Buildup and Spatial Distribution of Interface Traps in 65-nm pMOSFETs Irradiated to Ultrahigh Doses," in IEEE Transactions on Nuclear Science, vol. 66, no. 7, pp. 1574-1583, July **2019**

[4] G. Borghello, Ionizing radiation effects in nanoscale CMOS technologies exposed to ultra-high doses. Diss. Udine U., 2019







F. Faccio, G. Borghello, E. Lerario, D. M. Fleetwood, R. D. Schrimpf, H. Gong, E. X. Zhang, P. Wang, S. Michelis, S. Gerardin, A. Paccagnella, and S. Bonaldo. "Influence of LDD spacers and H+ transport on the totalionizing-dose response of 65 nm MOSFETs irradiated to ultra-high doses". In: *IEEE Transactions on Nuclear Science* 65.1 (Jan. 2018), pp. 164–174.



F. Faccio et al., "Influence of LDD Spacers and H+ Transport on the Total-Ionizing-Dose Response of 65-nm MOSFETs Irradiated to Ultrahigh Doses," in IEEE TNS, vol. 65, no. 1, pp. 164-174, Jan. 2018,



cumulative/ionizing: TID

radiation-induced variability

TID effects are affected by:

- technology-to-technology variability
- manufacturer-to-manufacturer variability
- fab-to-fab variability
- chip-to-chip variability
- lot-to-lot variability
- transistor-to-transistor variability



Termo, G., Borghello, G., Faccio, F., Michelis, S., Koukab, A., & Sallese, J. M. (2023). "Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID". *Journal of Instrumentation*, 18(01), C01061.

Days of Detection: Tutorial on radiation issues in microelectronics

OUTLINE

introduction

• cumulative effects

o ionizing effects (total ionizing dose [TID])

- basic mechanisms
- TID effects in microelectronics

o non-ionizing effects (displacement damage [DD])

stochastic effects

o ionizing effects (single event effects [SEE])

physical mechanisms of DD-induced degradation

missing atom = vacancy

incident energetic particle





atom in the wrong position = interstitial

The disturbance in the crystal lattice periodicity has associated discrete energy levels in the forbidden energy band-gap. These influence generation-recombination processes in the material.

[1] J. R. Srour, C. J. Marshall and P. W. Marshall, "Review of displacement damage effects in silicon devices," in *IEEE Transactions on Nuclear Science*, vol. 50, no. 3, pp. 653-670, June 2003, doi: 10.1109/TNS.2003.813197.

^[2] Oldham, Timothy R. "Basic mechanisms of TID and DDD response in MOS and bipolar microelectronics." NSREC Short Course (2011).

^[3] J. R. Srour and J. W. Palko, "Displacement Damage Effects in Irradiated Semiconductor Devices," in IEEE Transactions on Nuclear Science, vol. 60, no. 3, pp. 1740-1766, June 2013, doi: 10.1109/TNS.2013.2261316.

physical mechanisms of DD-induced degradation



[1] J. R. Srour, C. J. Marshall and P. W. Marshall, "Review of displacement damage effects in silicon devices," in IEEE Transactions on Nuclear Science, vol. 50, no. 3, pp. 653-670, June 2003, doi: 10.1109/TNS.2003.813197.

[2] Oldham, Timothy R. "Basic mechanisms of TID and DDD response in MOS and bipolar microelectronics." NSREC Short Course (2011).

[3] J. R. Srour and J. W. Palko, "Displacement Damage Effects in Irradiated Semiconductor Devices," in IEEE Transactions on Nuclear Science, vol. 60, no. 3, pp. 1740-1766, June 2013, doi: 10.1109/TNS.2013.2261316.

MOS transistors & displacement damage



G. Termo, et al., "Neutron- and Proton-Induced Degradation Of MOS Transistors In 28nm CMOS Technology." RADECS 2023

CMOS 28nm technology colored lines -> proton irradiation black lines -> Xray irradiation

The effect of proton irradiation is explainable by the deposited TID!

MOS transistors are generally not very sensitive to DD!

paper on 65nm CMOS technology:

Ding, Lili, et al. "Investigation of total ionizing dose effect and displacement damage in 65 nm CMOS transistors exposed to 3 MeV protons." *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment* 796 (2015): 104-107.



might be relevant for some high-voltage CMOS devices!

Fig. 12. Evolution of the output characteristics with proton irradiation of n-channel LDMOS transistors in technology D (0.18 μ m).

Faccio, Federico, et al. "TID and displacement damage effects in vertical and lateral power MOSFETs for integrated DC-DC converters." 2009 European Conference on Radiation and Its Effects on Components and Systems. IEEE, 2009.

DD in other devices

particle detectors:

[1] Gill, K., G. Hall, and B. MacEvoy. "Bulk damage effects in irradiated silicon detectors due to clustered divacancies." *Journal of applied physics* 82.1 (1997): 126-136.

[2] Leroy, Claude, and Pier-Giorgio Rancoita. "Particle interaction and displacement damage in silicon devices operated in radiation environments." *Reports on Progress in Physics* 70.4 (2007): 493.

[3] Moll, Michael. "Displacement damage in silicon detectors for high energy physics." *IEEE Transactions on Nuclear Science* 65.8 (2018): 1561-1582.

optoelectronics:

[1] Johnston, A. H. "Radiation damage of electronic and optoelectronic devices in space." (2000).

[2] Johnston, Allan H. "Radiation effects in optoelectronic devices." IEEE Transactions on Nuclear Science 60.3 (2013): 2054-2073.

GaN HEMT:

[1] Fleetwood, Daniel M., et al. "Radiation effects in AlGaN/GaN HEMTs." *IEEE Transactions on Nuclear Science* 69.5 (2022): 1105-1119.

2023/10/23

OUTLINE

• introduction

- cumulative effects
 - o ionizing effects (total ionizing dose [TID])
 - basic mechanisms
 - TID effects in microelectronics

o non-ionizing effects (displacement damage [DD])

• stochastic effects

o ionizing effects (single event effects [SEE])

stochastic effects

(a particle may or may not produce an error [probability]) (probability of interaction does not depend on past events [random])

Single Event Effects (SEEs) are any measurable disturbance on a circuit resulting from a single, energetic particle strike



https://tmrg.web.cern.ch/tmrg/tmrg_kulis_in2p3.pdf

e-h pair creation energy in Si ~3.6eV



stochastic effects



• Single Event Transient

• etc...

• etc...





• Single Event Transient

• etc...

• etc..

BIT-UPSET = change in the value of a bit caused by a particle

Single-bit-upset (SBU)



EXAMPLE: SRAM







Days of Detection: Tutorial on radiation issues in microelectronics

How to deal with SEU?

TRIPLICATION

(widely used to prevent SEU)



BIT-UPSET = change in the value of a bit caused by a particle

Single-bit-upset (SBU)



Multi-bit-upset (MBU)





(widely used to prevent SEU)





G. Borghello, et al., Single Event Effects characterization of a commercial 28 nm CMOS technology, TWEPP 2023



15 μm typically used in **65nm** technology





Stefan Biereigel: Investigations on Multi-Bit Upsets in 65nm CMOS (https://indico.cern.ch/event/959655)

most likely 15 µm is an overestimation (see <u>https://indico.cern.ch/event/959655</u>).

Recent measurements in 28nm showed that ~6um are enough to prevent MBU (G. Borghello, et al., *Single Event Effects characterization of a commercial 28 nm CMOS technology*, TWEPP 2023).





• Single Event Transient

• etc...

• etc...



2023/10/23







 $https://indico.cern.ch/event/1038992/contributions/4363708/attachments/2256379/3829070/LHCC_RD53_June2021.pdf$

*readout chips for the ATLAS and CMS pixel detector (https://rd53.web.cern.ch/)



This hardening techniques requires the knowledge of the SET pulse length!

typical pulse length ~100ps





Single Event Transient

Days of Detection: Tutorial on radiation issues in microelectronics




Days of Detection: Tutorial on radiation issues in microelectronics



Days of Detection: Tutorial on radiation issues in microelectronics



Latch-up sensitivity depends on the value of R_{SUB} and R_{NWELL}

The higher their value, the higher the risk of latch-up.

 R_{SUB} and R_{NWELL} depend on

- doping levels (which cannot be changed in commercial technologies)
- distance between p-sub and n-well contacts

A common solution to reduce the risk of latch-up is to add **tap cells** in your design! Tap cells connect p-sub to GND and n-well to VDD, limiting the physical distance between the contacts

Days of Detection: Tutorial on radiation issues in microelectronics

THE END!

questions?

2023/10/23

giulio.borghello@cern.ch | CERN EP-ESE-ME

112

Days of Detection: Tutorial on radiation issues in microelectronics





R. D. Evans. *The atomic nucleus*. McGraw-Hill New York, 1955.

2023/10/23

CERN & CMOS technology

- We are using COMMERCIAL CMOS technologies:
 - > absolutely no control on the fabrication process
 - ➢ no rad-hard components
 - > great performance/reliability
 - ➤ great design tools

Days of Detection: Tutorial on radiation issues in microelectronics



*these equations are a dreadful simplification of the actual behavior; they just serve to give a rough idea.

** I. S. Esqueda, et. al, "Two-dimensional methodology for modeling radiation-induced off-state leakage in CMOS technologies," in TNS, vol. 52, no. 6, pp. 2259-2264, Dec. 2005.



enhanced low dose-rate sensitivity is a well-known phenomen in linear bipolar transistors^[1] (not a time-dependent effect!)





CMOS technology is known to be immune to true dose-rate effects^[2]



[2] D. M. Fleetwood, et al., "Using laboratory X-ray and cobalt-60 irradiations to predict CMOS device response in strategic and space environments," in IEEE Trans. on Nucl. Sci., vol. 35, no. 6, pp. 1497-1505, Dec. 1988

this difference is caused by the different charcteristics of the oxides dominating the radiation response^[3]

bipolar transistors ———— thick oxides, high defect density, low electric fields

CMOS technology (old) — gate oxide (thin, low defect density, high electric field)

[3] D. M. Fleetwood, "Total Ionizing Dose Effects in MOS and Low-Dose-Rate-Sensitive Linear-Bipolar Devices," in IEEE Trans. on Nucl. Sci., vol. 60, no. 3, pp. 1706-1730, June 2013

true enhanced low-dose-rate sensitivity in 65nm CMOS exposed to ultra-high TID^[6]



not a time-dependent effect!

[6] G. Borghello et al., "Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses," in IEEE Trans. on Nucl. Sci., vol. 65, no. 8, pp. 1482-1487, Aug. 2018

ELT (spacers): true dose-rate sensitivity

narrow and long (STI): ~same degradation at both high and low dose-rate



G. Borghello et al., "Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors," in IEEE Transactions on Nuclear Science, vol. 68, no. 5, pp. 573-580, May 2021, doi: 10.1109/TNS.2021.3062622.

reduced dose-rate sensitivity at low-temperature



G. Borghello et al., "Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors," in IEEE Transactions on Nuclear Science, vol. 68, no. 5, pp. 573-580, May 2021, doi: 10.1109/TNS.2021.3062622.

trend qualitatively similar to the enhanced low dose-rate sensitivity (ELDRS) measured in linear bipolar transistors (S-shaped curve)!!



G. Borghello *et al.*, "Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors," in *IEEE Transactions on Nuclear Science*, vol. 68, no. 5, pp. 573-580, May 2021, doi: 10.1109/TNS.2021.3062622.

[9] R. J. Graves, *et al.*, "Modeling low-dose-rate effects in irradiated bipolar-base oxides," IEEE Trans. Nucl. Sci. vol. 45, no. 6, pp. 2352–2360, Dec. 1998.



Y = some parameter monitored during irradiation

> $100h = 3.6x10^5 s$ $10y = 3.15x10^8 s$















Is the difference in degradation due to difference in time or difference in DR?

- same TID
- different time
- different DR
- different degradation!





<u>CASE 1</u>: HDR and LDR tests have the **same degradation** at the end of the experiment





<u>CASE 2</u>: HDR and LDR tests have the **different degradation** at the end of the experiment



<u>CASE 2</u>: HDR and LDR tests have the **different degradation** at the end of the experiment



 G. Borghello et al., "Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses," in IEEE Transactions on Nuclear Science, vol. 65, no. 8, pp. 1482-1487, Aug. 2018.
G. Borghello et al., "Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors," in IEEE Transactions on Nuclear Science, vol. 68, no. 5, pp. 573-580, May 2021

giulio.borghello@cern.ch | CERN EP-ESE-ME

<u>CASE 2</u>: HDR and LDR tests have the **different degradation** at the end of the experiment



giulio.borghello@cern.ch | CERN EP-ESE-ME

How to estimate actual degradation (in a reasonable time)?

How to estimate actual degradation (in a reasonable time)?

TD effects are caused by transport/annealing of charge in the oxides

- > these mechanisms can be accelerated by temperature!
- ➢ high temperature can be applied even after irradiation

time-dependent effects



the same degradation of the real application is reached after few days at high temperature!

time-dependent effects



the same degradation of the real application is reached after few days at high temperature!

- what temperature?
- how much time? (how not to under or overestimate the degradation)

time-dependent effects

Arrhenius equation:



*"Intrinsic time constant" is a name I made up for this presentation. In literature, 1/ τ_I is usually written as "A" and it is quite boringly called "pre-exponential factor".

How to estimate actual degradation (in a reasonable time)?

We want to find the time t_{TEST} at which the degradation at temperature T_{TEST} is equal to the degradation in the condition of the real application T_{APP} , t_{APP}

$Y(t_{TEST}, T_{TEST}) = Y(t_{APP}, T_{APP})$
We want to find the time t_{TEST} at which the degradation at temperature T_{TEST} is equal to the degradation in the condition of the real application T_{APP} , t_{APP}

$$Y(t_{TEST}, T_{TEST}) = Y(t_{APP}, T_{APP}) =$$

$$= \chi_0 e^{-\sigma_A (T_{TEST})t_{TEST}} = \chi_0 e^{-\sigma_A (T_{APP})t_{APP}}$$

$$\Rightarrow \frac{t_{TEST}}{\mathcal{V}} e^{-\frac{E_A}{kT_{TEST}}} = \frac{t_{APP}}{\mathcal{V}} e^{-\frac{E_A}{kT_{APP}}}$$

independent from τ_I !

$$\Rightarrow t_{TEST} = t_{APP} e^{-\frac{E_A}{k} \left(\frac{1}{T_{APP}} - \frac{1}{T_{TEST}}\right)}$$

 $t_{APP} = 10$ years, $T_{APP} = 25$ °C

$$t_{TEST} = t_{APP} e^{-\frac{E_A}{k} \left(\frac{1}{T_{APP}} - \frac{1}{T_{TEST}}\right)}$$

= 10 years,
$$T_{APP} = 25 \text{ °C}$$
 $t_{TEST} = t_{APP} e^{-\frac{E_A}{k} \left(\frac{1}{T_{APP}} - \frac{1}{T_{TEST}}\right)}$

t_{TEST}	<i>Т_{теsт}</i> = 100 °С	$T_{TEST} = 60 \ ^{\circ}\mathrm{C}$	<i>Т_{теsт}</i> = 30 °С	<i>Т_{теsт}</i> = 25 °С	$T_{TEST} = 0 \ ^{\circ}\mathrm{C}$	$T_{TEST} = -20 \ ^{\circ}\mathrm{C}$	$T_{TEST} = -30 \ ^{\circ}\mathrm{C}$
$E_A = 0.20 \text{ eV}$	2.09 Y	4.41 Y	8.8 Y	10 Y	20.39 Y	39.9 Y	58.17 Y
$E_A = 0.40 \text{ eV}$	159.7 d	1.95 Y	7.74 Y	10 Y	41.58 Y	1.59 C	3.38 C
$E_A = 0.60 \text{ eV}$	33.41 d	313.9 d	6.8 Y	10 Y	84.77 Y	6.35 C	1.97 M
$E_A = 0.80 \text{ eV}$	6.99 d	138.55 d	5.98 Y	10 Y	1.73 C	2.53 M	11.45 M
$E_A = 1.00 \text{ eV}$	1.46 d	61.16 d	5.26 Y	10 Y	3.52 C	10.11 M	66.61 M

d = days, Y = years, C = centuries, M = millennia

 t_{APP}

 E_A depends on the type of process

e.g.:

- removal of TID-induced positive charge in the oxide: $E_A \approx 0.4 \text{ eV}^{[1]}$
- build-up of TID-induced charge at Si/SiO₂ the interface: $E_A \approx 0.8 \text{ eV}^{[2,3]}$

Schwank, J. R., et al. "Physical mechanisms contributing to device" rebound"." IEEE Transactions on Nuclear Science 31.6 (1984): 1434-1438.
 Winokur, P. S., et al. "Field- and Time-Dependent Radiation Effects at the SiO2/Si Interface of Hardened MOS Capacitors," in IEEE Transactions on Nuclear Science, vol. 24, no. 6, pp. 2113-2118, Dec. 1977
 Saks, N. S., et al. "Time dependence of interface trap formation in MOSFETs following pulsed irradiation," in IEEE Transactions on Nuclear Science, vol. 35, no. 6, pp. 1168-1177, Dec. 198

 E_A depends on the type of process

always* beneficial!

• <u>removal</u> of TID-induced positive charge in the oxide: $E_A \approx 0.4 \text{ eV}^{[1]}$

• build-up of TID-induced charge at Si/SiO₂ the interface: $E_A \approx 0.8 \text{ eV}^{[2, 3]}$

*almost

e.g.:

Schwank, J. R., et al. "Physical mechanisms contributing to device" rebound"." IEEE Transactions on Nuclear Science 31.6 (1984): 1434-1438.
 Winokur, P. S., et al. "Field- and Time-Dependent Radiation Effects at the SiO2/Si Interface of Hardened MOS Capacitors," in IEEE Transactions on Nuclear Science, vol. 24, no. 6, pp. 2113-2118, Dec. 1977
 Saks, N. S., et al. "Time dependence of interface trap formation in MOSFETs following pulsed irradiation," in IEEE Transactions on Nuclear Science, vol. 35, no. 6, pp. 1168-1177, Dec. 198

 E_A depends on the type of process

e.g.:

- removal of TID-induced positive charge in the oxide: $E_A \approx 0.4 \text{ eV}^{[1]}$
- <u>build-up</u> of TID-induced charge at Si/SiO₂ the interface: $E_A \approx 0.8 \text{ eV}^{[2, 3]}$

can be detrimental!

Schwank, J. R., et al. "Physical mechanisms contributing to device" rebound"." IEEE Transactions on Nuclear Science 31.6 (1984): 1434-1438.
 Winokur, P. S., et al. "Field- and Time-Dependent Radiation Effects at the SiO2/Si Interface of Hardened MOS Capacitors," in IEEE Transactions on Nuclear Science, vol. 24, no. 6, pp. 2113-2118, Dec. 1977
 Saks, N. S., et al. "Time dependence of interface trap formation in MOSFETs following pulsed irradiation," in IEEE Transactions on Nuclear Science, vol. 35, no. 6, pp. 1168-1177, Dec. 198



Fleetwood, D. M., and H. A. Eisen. "Total-dose radiation hardness assurance." IEEE Transactions on Nuclear Science 50.3 (2003): 552-564.

Days of Detection: Tutorial on radiation issues in microelectronics

time-dependent effects

How to extract E_A ?

Days of Detection: Tutorial on radiation issues in microelectronics

time-dependent effects

How to extract E_A ?

$$\frac{Y}{Y_0} = e^{-\frac{t}{\tau_I}} e^{-\frac{E_A}{kT}}$$

How to extract E_A ?





How to extract E_A ? $--T = -50 \,^{\circ}\text{C}$ $- \Delta - T = -25 \,^{\mathrm{o}}\mathrm{C}$ $\frac{Y_X}{Y_0} = e^{-\frac{t_X}{\tau_I}} e^{-\frac{E_A}{kT}} = 0.5 \quad [1000]_{\text{A}}^{0.75}$ $- T = 0 \, {}^{\mathrm{o}}\mathrm{C}$ ★ $T = 25 \,^{\circ}\mathrm{C}$ $\nabla T = 50 \,^{\circ}\mathrm{C}$ X $T = 75 \,^{\mathrm{o}}\mathrm{C}$ $-T = 100 \,^{\circ}\mathrm{C}$ 0.250 10^{-2} 10^2 10^{0} 10^{6} 10^{8} 10^{10} 10^{4} time [s]







- Q_C = critical charge
- L_T = threshold LET
- σ_{∞} = saturated cross section



 $Q_{C} = \text{critical charge}$ $Q_{C} = \text{critical charge}$ $L_{T} = \text{threshold LET}$ $\sigma_{\infty} = \text{saturated cross section}$ $Smaller C_{L} \text{ in advanced CMOS} \\ \text{technologies } (C_{L} \simeq C_{g} + C_{p})$

 \Rightarrow advanced technologies have a small Q_{c} i.e., they need less charge to be upset



 Q_C = critical charge

 L_T = threshold LET ~

linear energy transfer

the amount of energy that an **ionizing** particle transfers to the material traversed per unit distance

 σ_{∞} = saturated cross section

$$LET = \frac{dE}{dx}$$

often LET is divided by the density of the target material ρ . While this quantity $\left(\frac{1}{\rho}\frac{dE}{dx}\right)$ should be called **mass stopping power**, the term LET is commonly used for both $\frac{dE}{dx}$ and $\frac{1}{\rho}\frac{dE}{dx}$

1 -

 Q_C = critical charge

 L_T = threshold LET

 σ_{∞} = saturated cross section

with LET is possible to calculate the amount of charge deposited in a material by a particle

example:

- particle with LET = 20.4 [MeV·cm²/mg]
- in silicon (ρ_{Si} = 2.33 [g/cm³], eh_{Si} = 3.6 [eV])

$$Q_d = q \times \frac{LET \times \rho_{Si}}{eh_{Si}} = 0.212 \left[\frac{\text{pC}}{\mu\text{m}}\right]$$

- LET changes during the passage in the material
- particles travelling in a material stop after some distance (range)
- in practice, average LET and average range are used



A. Javanainen, "Heavy ion LET in Silicon", https://escies.org/download/webDocumentFile?id=19698

Q_C = critical charge

 L_T = threshold LET

```
\sigma_{\infty} = saturated cross section
```

 Q_C = critical charge

 L_T = threshold LET

 σ_{∞} = saturated cross section

range decreases with LET!				
\backslash				
\backslash				

M/Q	lon	DUT energy [MeV]	Range [µm Si]	LET [MeV/(mg/cm²)]
3.25	¹³ C ⁴⁺	131	269.3	1.3
3.14	²² Ne ⁷⁺	238	202.0	3.3
3.37	²⁷ Al ⁸⁺	250	131.2	5.7
3.27	³⁶ Ar ¹¹⁺	353	114.0	9.9
3.31	⁵³ Cr ¹⁶⁺	505	105.5	16.1
3.22	⁵⁸ Ni ¹⁸⁺	582	100.5	20.4
3.35	⁸⁴ Kr ²⁵⁺	769	94.2	32.4
3.32	¹⁰³ Rh ³¹⁺	957	87.3	46.1
3.54	¹²⁴ Xe ³⁵⁺	995	73.1	62.5

https://uclouvain.be/en/research-institutes/irmp/heavy-ion-facility-hif.html



 σ_{∞} = saturated cross section

Weibull fit
$$\rightarrow \sigma = \sigma_{\infty} \left(1 - e^{-\left[\frac{LET - L_T}{W_{\sigma}} \right]^s} \right)$$



G. Borghello, et al., Single Event Effects characterization of a commercial 28 nm CMOS technology, TWEPP 2023

σ_{∞} VS scaling





https://cds.cern.ch/record/2773266/files/10.23731_CYRM-2021-001.35.pdf

HI vs PROTONS





G. Borghello, et al., Single Event Effects characterization of a commercial 28 nm CMOS technology, TWEPP 2023

form HI to representative environment

Huhtinen, M., and F. Faccio. "Computational method to estimate Single Event Upset rates in an accelerator environment." *NIMA* 450.1 (2000): 155-172.

example:

Caratelli, A., et al. "Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs". No. CMS-CR-2019-190. 2019. https://cds.cern.ch/record/2724952/files/PoS(TWEPP2019)015.pdf

This analysis takes into consideration hadrons with energy higher than 20 MeV in the CMS tracker, for 13 TeV proton-proton collisions.

	SEU Counter	Stub data	L1 data (1 µs)	L1 data (12.6 µs)
MPA	$6.77 \cdot 10^{-11} \mathrm{cm}^2$	$7.92 \cdot 10^{-11} \mathrm{cm}^2$	$5.59 \cdot 10^{-11} \mathrm{cm}^2$	$9.55 \cdot 10^{-11} \mathrm{cm}^2$
SSA	1	$2.74 \cdot 10^{-11} \mathrm{cm}^2$	$0.82 \cdot 10^{-11} \mathrm{cm}^2$	$1.39 \cdot 10^{-11} \mathrm{cm}^2$

 Table 1: MPA and SSA SEU cross section values for the CMS outer-tracker particle spectrum for 13 TeV proton-proton collisions.



G. Borghello, et al., Single Event Effects characterization of a commercial 28 nm CMOS technology, TWEPP 2023





• 3 MBU/8 HITS = 37.5% : probability that a particle triggers an MBU (P_{MBU})



 7 MBU/12 ERRORS = 58.3%: device sensitivity to MBU (S_{MBU})